Answers are grounded in this paper and cite their sources.
This paper presents a 40 Gb/s Serializer IC in 65 nm bulk CMOS technology. The IC has an SFI5.2-compliant 10 Gb/s input interface and supports two different output modes, single 40$~$Gb/s for OC-768 VSR and dual 20 Gb/s for DQPSK. The IC is evaluated on a PCB and error-free operation is confirmed. The chip consumes 1.8 W for the 40 G mode, and 1.6 W for the 20 G mode from 1.2 V and 3.3 V power supplies.
No takes yet. Share an insight, caveat, or question.
Kanda et al. (2009) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: