Answers are grounded in this paper and cite their sources.
Two new CMOS memory cells, called HIT cells, designed to be SEU-immune are presented. Compared to previously reported design hardened solutions, the HIT cells feature better electrical performances and consume less silicon area. SEU tests performed on a prototype chip prove the efficiency of the approach.>
No takes yet. Share an insight, caveat, or question.
Velazco et al. (1994) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: