Answers are grounded in this paper and cite their sources.
A CMOS electrically configurable gate array that combines the flexibility, efficiency, extendability, and performance of mask-programmed gate arrays with the convenience of user programmability is described. The implementation is facilitated by a novel two-terminal antifuse programmable element and a configurable interconnect technology. The chip has been fabricated using 2- mu m n-well CMOS technology with two-layer metallization.>
No takes yet. Share an insight, caveat, or question.
El-Ayat et al. (1989) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: