Answers are grounded in this paper and cite their sources.
This letter presents a monolithically integrated on-chip antenna fabricated in 0.18 μm standard CMOS technology. As the antenna is used for power scavenging in a passive chip, it is designed to be matched with the rectifier circuit. The letter describes the important design considerations and the antenna characterization through measurements.
No takes yet. Share an insight, caveat, or question.
Radiom et al. (2010) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: