This is the authors' abstract. We don't add key points for this paper.
In this work, we present an analytical model for fast optimization of gallium nitride vertical junctionless (VJ) power Fin-MOSFET device design. The derived model faithfully captures the electrostatic behavior of the VJ Fin-MOSFET at high bias conditions. Consequently, power device operation parameter of interest such as maximum source-to-drain potential barrier (φ b,max) and its dependence on large drain bias is well-predicted. Moreover, using the derived analytical model, we show that the distance between gate and source can be tuned to improveφ b,maxfor countering the drain-induced barrier lowering (DIBL) effect. The analytical model derived in this work is generic in nature, and it can be adopted to optimize any ultrawide bandgap semiconductor-based VJ power Fin-MOSFET device design.
No takes yet. Share an insight, caveat, or question.
Patel et al. (2023) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: