ASIC synthesis study demonstrates major power and throughput improvements in 2-D FIR filters, highlighting hardware efficiency gains for high-speed signal processing.
AbstractThis paper presents a new structure for 2-D FIR Filter using distributed arithmetic (DA) technique. Inthis paper, block processing is used to enhance the throughput of the structure. In the proposed structure,instead of using look up tables (LUT) for storing the partial sum, basic combinational structure is usedfor generating the partial sum for the corresponding filter coefficients. Furthermore, the complexity ofcombinational structure is also reduced by using enhanced compressor adder. The higher order filterimplementation is done by parallel dividing the higher order filter into smaller order. In the proposedstructure the critical path delay is reduced by adding one stage pipelining. The ASIC synthesis results ofthe proposed block based 2-D FIR Filter reveals the significant improvement in performance parameters.In particular, for order 8 the proposed filter structure 1 offers 63.69% improvement in area, 48.55%improvement in data arrival time, 81.79% improvement in power, 81.32% improvement in area delayproduct (ADP), 86.99% improvement in energy per output (EPO) and 94.35% improvement inthroughput as compared with the existing structure.
No takes yet. Share an insight, caveat, or question.
Virat Krishna, Digvijay Singh, Manish Tiwari, Amit Dhawan, Sumit Kumar Jha, Rajesh Kumar Singh (2026) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: